A simulation tool for dynamically reconfigurable field programmable gate arrays
نویسندگان
چکیده
The emergence of static memory–based FPGAs that are capable of being dynamically reconfigured, i.e. partially reconfigured while active, has resulted in research into new methods of digital systems synthesis. At present, however, there are virtually no CAD tools to support the design of digital systems using dynamic reconfiguration. This paper reports on an investigation of new simulation tools and the development of a new simulation technique for dynamically reconfigurable systems.
منابع مشابه
Logic Synthesis and Place-and-Route Environment for ORGAs
We have continued development of Optically Reconfigurable Gate Arrays (ORGAs) to realize larger virtual gate count VLSIs than currently available VLSIs. The grain and structure of ORGAs must be changed depending on their dynamically reconfigurable applications. Therefore, an ORGA development tool must be easily customizable for changes of the grain and structure. This paper presents an easily-c...
متن کاملA new project to address run-time reconfigurable hardware systems
This paper introduces a new project named Context Switching Reconfigurable Hardware for Communication Systems (COSRECOS) which was started autumn 2009. In this project, reconfigurable hardware technology (Field Programmable Gate Arrays FPGAs) will be applied for designing high performance computing systems for embedded communication systems. The overall goal of the project is to contribute in m...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملPerformance Analysis of Various Fragmentation Techniques in Runtime Partially Reconfigurable FPGA
Reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), are very popular in today’s embedded systems design due to their low-cost, high-performance and flexibility. Partially Runtime-Reconfigurable (PRTR) FPGAs allow hardware tasks to be placed and removed dynamically at runtime. A novel 2D area fragmentation metric that takes into account feasibility of placement of future task...
متن کاملOnline scheduling and placement of hardware tasks with multiple variants on dynamically reconfigurable field-programmable gate arrays
Hardware task scheduling and placement at runtime plays a crucial role in achieving better system performance by exploring dynamically reconfigurable Field-Programmable Gate Arrays (FPGAs). Although a number of online algorithms have been proposed in the literature, no strategy has been engaged in efficient usage of reconfigurable resources by orchestrating multiple hardware versions of tasks. ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. VLSI Syst.
دوره 4 شماره
صفحات -
تاریخ انتشار 1996